Senior I/o Chiplet Rtl Design Engineer

Client identity and detailed program specifications are shared under confidentiality during interviews. Extensive hands-on ASIC RTL design experience, 10 years… Full-time Verilog Ethernet Communication skills Python Debugging